

FEATURES:

- High Density uPOL Module
- 5A Output Current
- 95.8% Peak Efficiency at 5Vin to 3.3Vout
- Input Voltage Range from 2.7V to 5.5V
- Adjustable Output Voltage
- Enable / Power Good Function
- Forced PWM Mode
- Protections (input UVLO, OCP: Non-latching, OTP, OVP)
- Internal Soft Start 2.1mS
- Compact Size: 3.0mm*3.0mm*1.5mm
- Pb-free for RoHS compliant
- 100% dropout voltage
- MSL 2, 260°C Reflow

APPLICATIONS:

- 100G/400G/800G Optical module
- Server power / telecom power
- SSD

GENERAL DESCRIPTION:

The uPOL module is non-isolated dc-dc converters that can deliver up to 5A of output current. The PWM switching regulator, high frequency power inductor are integrated in one hybrid package. It only needs input/output capacitors and voltage dividing resistors.

The module was forced PWM mode, through constant on-time control, the module offers a simpler control loop and faster transient response. Other features include remote enable function, internal soft-start, non-latching over current protection, power good, and input under voltage locked-out capability.

The low profile and compact size package is suitable for automated assembly by standard surface mount equipment.

TYPICAL APPLICATION CIRCUIT& PACKAGE:




FIG.1 TYPICAL APPLICATION CIRCUIT





FIG.2 HIGH DENSITY uPOL MODULE

ORDER INFORMATION:

Part Number	Ambient Temp. Range (°C)	Package (Pb-Free)	MSL	Note
MUN3CAD05-JF	-40 ~ +105	QFN	Level 2	-

Order Code	Packing	Quantity
MUN3CAD05-JF	Tape and reel	2000

PIN CONFIGURATION:



PIN DESCRIPTION:

Symbol	Pin No.	Description
FB	1	Feedback input. Connect an external resistor divider from the output to FB and FB to GND.
PG	2	Power Good indicator. With internal 500kΩ pull-up resistor to VIN.
IN	3, 6, 10	Power input pin.
EN	4	Enable control. Do not be float. EN = LOW, the module is off. EN = HIGH, the module is on.
OUT	5	Power output pin.
GND	7	Power ground pin for signal, input, and output return path. This pin needs to connect one or more ground plane directly.
LX	8, 9	Switch node, leave it no connection.

ELECTRICAL SPECIFICATIONS:

CAUTION: Do not operate at or near absolute maximum rating listed for extended periods of time. This stress may adversely impacted product reliability and result in failures not covered by warranty.

Parameter	Description	Min.	Typ.	Max.	Unit
■ Absolute Maximum Ratings					
VIN to GND		-	-	+6.0	V
VOUT to GND		-	-	+6.0	V
LX to GND		-0.3	-	VIN+0.3	V
EN to GND		-	-	+6.0	V
PG to GND		-	-	+6.0	V
Tc	Case Temperature of Inductor	-	-	+110	°C
Tj	Junction Temperature	-40	-	+150	°C
Tstg	Storage Temperature	-40	-	+125	°C
ESD Rating	Human Body Model (HBM)	-	-	2k	V
	Machine Model (MM)	-	-	200	V
	Charge Device Model (CDM)	-	-	1000	V
■ Recommendation Operating Ratings					
VIN	Input Supply Voltage	+2.7	-	+5.5	V
VOUT	Output Setting Voltage	+0.6	-	+3.3	V
Ta	Ambient Temperature	-40	-	+105	°C
Tj	Junction Temperature	-40	-	+135	°C
■ Thermal Information					
Rth(jchoke-a)	Thermal resistance from junction to ambient, Ta = 25°C (Note 1)	-	33	-	°C/W

NOTES:

1. Rth(jchoke-a) is measured with the component mounted on an effective thermal conductivity test board on 0 LFM condition. The test board size is 30mm×30mm×1.6mm with 4 layers, 2 oz per layer. The test condition is complied with JEDEC E11/JESD 51 Standards.

ELECTRICAL SPECIFICATIONS:(Cont.)

Conditions: $T_A = 25\text{ }^{\circ}\text{C}$, unless otherwise specified. Test Board Information: 30mm×30mm×1.6mm, 4 layers 2 oz. The output ripple and transient response measurement is short loop probing and 20MHz bandwidth limited. $V_{in} = 3.3\text{V}$, $V_{out} = 1.8\text{V}$, $C_{in} = 22\mu\text{F}/6.3\text{V}/0805/\text{X7R} * 2\text{pcs}$, $C_{out} = 22\mu\text{F}/6.3\text{V}/0805/\text{X7R} * 2\text{pcs}$, $R_{FB_top} = 100\text{k}\Omega$, $C_{FB} = 100\text{pF}$.

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Unit
■ Input Characteristics							
V _{in}	Input voltage range			+2.7	-	+5.5	V
UVLO	Input Under voltage lockout	V _{in} increasing		2.3	2.4	2.5	V
I _{SD}	Input shutdown current	V _{in} =3.3V, EN=GND		-	5.0	-	uA
I _{IN}	Input supply bias current	V _{in} =3.3V, I _{out} =0A V _{out} =1.8V, EN=HIGH		-	15	-	mA
I _s	Input supply current	V _{in} =3.3V, EN=HIGH I _{out} =5.0A V _{out} =1.8V		-	3.2	-	A
■ Output Characteristics							
I _{OUT(DC)}	Output current	V _{in} =3.3V, V _{out} =1.8V		0	-	5	A
V _{FBREF}	Feedback Regulation Voltage			591	600	609	mV
ΔV _{OUT} /ΔV _{IN}	Line regulation accuracy	V _{in} =3.3V to 5.5V V _{out} =1.8V, I _{out} =5A		-	0.2	-	% V _{O(SET)}
ΔV _{OUT} /ΔI _{OUT}	Load regulation accuracy	I _{out} =0A to 5A V _{in} =3.3V, V _{out} =1.8V		-	0.3	-	% V _{O(SET)}
V _{OUT(AC)}	Output ripple voltage	V _{in} =3.3V, V _{out} =1.8V EN=HIGH	I _{out} =0A	-	4	-	mVp-p
			I _{out} =5A	-	5	-	mVp-p
T _{ss}	Soft start			-	2.1	-	mS


ELECTRICAL SPECIFICATIONS:(Cont.)

Conditions: $T_A = 25\text{ }^{\circ}\text{C}$, unless otherwise specified. Test Board Information: 30mm×30mm×1.6mm, 4 layers 2 oz. The output ripple and transient response measurement is short loop probing and 20MHz bandwidth limited. $V_{in} = 3.3\text{V}$, $V_{out} = 1.8\text{V}$, $C_{in} = 22\mu\text{F}/6.3\text{V}/0805/\text{X7R} * 2\text{pcs}$, $C_{out} = 22\mu\text{F}/6.3\text{V}/0805/\text{X7R} * 2\text{pcs}$, $R_{FB_top} = 100\text{k}\Omega$, $C_{FB} = 100\text{pF}$.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
■ Control Characteristics						
V_{EN_TH}	Enable upper threshold voltage	V_{EN_TH} rising	1.17	1.2	1.23	V
	Enable lower threshold voltage	V_{EN_TH} falling	1.07	1.1	1.13	V
EN_{PDR}	Internal Pull Down Resistor		-	1	-	$M\Omega$
F_{OSC}	Oscillator frequency	PWM Operation	-	1.2	-	MHz
V_{PGUV_TH}	PG Under-Voltage Lower Threshold	V_{FB} rising, PG Low-to-HiZ, % with respect to V_{FREF}	-	-10	-	%
V_{PGUV_HY}	PG Under-Voltage Hysteresis	V_{FB} falling, PG HiZ-to-Low % with respect to V_{FREF}	-	-15	-	%
V_{PGOV_HY}	PG Over-Voltage Hysteresis	V_{FB} rising, PG HiZ-to-Low % with respect to V_{FREF}	-	15	-	%
V_{PGOV_TH}	PG Over-Voltage Upper Threshold	V_{FB} falling, PG Low-to-HiZ, % with respect to V_{FREF}	-	10	-	%
PG_{PUR}	PG Pull-up resister		-	500	-	$K\Omega$
V_{PG_LV}	PG logic low voltage	$I_{PG} = 1\text{mA}$	-	0.2	0.3	V
■ Fault Protection						
I_{LIMIT_TH}	Current limit threshold	Peak value of output current	-	7.1	-	A
T_{OTP}	Over temperature protection		-	160	-	$^{\circ}\text{C}$
T_{HY}	Thermal Shutdown Hysteresis		-	30	-	$^{\circ}\text{C}$
OVP	Over voltage protection	V_{FB} rising, % with respect to V_{REF}	+18	+20	+22	%


TYPICAL PERFORMANCE CHARACTERISTICS:

Conditions: $T_A = 25\text{ }^{\circ}\text{C}$, unless otherwise specified. Test Board Information: 30mm×30mm×1.6mm, 4 layers 2oz. The output ripple and transient response measurement is short loop probing and 20MHz bandwidth limited. $C_{in} = 22\mu\text{F}/6.3\text{V}/0805/\text{X7R} * 2\text{pcs}$, $C_{out} = 22\mu\text{F}/6.3\text{V}/0805/\text{X7R} * 2\text{pcs}$, $R_{FB_top} = 100\text{k}\Omega$, $C_{FB} = 100\text{pF}$. The following figures provide the typical characteristic curves at 1.0Vout.




TYPICAL PERFORMANCE CHARACTERISTICS:

Conditions: $T_A = 25\text{ }^{\circ}\text{C}$, unless otherwise specified. Test Board Information: 30mm×30mm×1.6mm, 4 layers 2oz. The output ripple and transient response measurement is short loop probing and 20MHz bandwidth limited. $C_{in} = 22\mu\text{F}/6.3\text{V}/0805/\text{X7R} * 2\text{pcs}$, $C_{out} = 22\mu\text{F}/6.3\text{V}/0805/\text{X7R} * 2\text{pcs}$, $R_{FB_top} = 100\text{k}\Omega$, $C_{FB} = 100\text{pF}$. The following figures provide the typical characteristic curves at 1.8Vout.



TYPICAL PERFORMANCE CHARACTERISTICS:

Conditions: $T_A = 25\text{ }^{\circ}\text{C}$, unless otherwise specified. Test Board Information: 30mm×30mm×1.6mm, 4 layers 2oz. The output ripple and transient response measurement is short loop probing and 20MHz bandwidth limited. $C_{in} = 22\mu\text{F}/6.3\text{V}/0805/\text{X7R} \times 2\text{pcs}$, $C_{out} = 22\mu\text{F}/6.3\text{V}/0805/\text{X7R} \times 2\text{pcs}$, $R_{FB_top} = 100\text{k}\Omega$, $C_{FB} = 100\text{pF}$. The following figures provide the typical characteristic curves at 3.3Vout.



APPLICATIONS INFORMATION:

SAFETY CONSIDERATIONS:

Certain applications and/or safety agencies may require fuses at the inputs of power conversion components. Fuses should also be used when there is the possibility of sustained input voltage reversal which is not current limited. For greatest safety, we recommend a fast blow fuse installed in the ungrounded input supply line. The installer must observe all relevant safety standards and regulations. For safety agency approvals, install the converter in compliance with the end-user safety standard.

INPUT AND OUTPUT CAPACITOR SELECTION:

The module should be connected to as low AC impedance source supply and a highly inductive source or line inductance can affect the stability of the module. Ceramic capacitor has a DC-Bias effect which has a strong influence on the final effective capacitance. Choose the right capacitor carefully in combination with considering its package size and voltage rating. Ensure that the input effective capacitance is at least 12 μ F and the output effective capacitance is at least 22 μ F. Following are some suggestion for the input and output capacitor suggestion.




FIG.21 Reference Circuit with C_{IN} and C_{OUT} Component Suggestion

Reference	Description	Vender
C _{IN}	Vin range =2.75V~5.5V 47 μ F, Ceramic Capacitor, 6.3V, X5R, size 0805, GRM21BR60J476M or 22 μ F x 2, Ceramic Capacitor, 6.3V, X7T, size 0805, GRM21BD70J226M	MURATA
C _{OUT}	Vin range =2.75V~5.5V 47 μ F, Ceramic Capacitor, 6.3V, X5R, size 0805, GRM21BR60J476M or 22 μ F x 2, Ceramic Capacitor, 6.3V, X7T, size 0805, GRM21BD70J226M	MURATA

TABLE.1 C_{IN} and C_{OUT} Component Suggestion

FEEDFORWARD CAPACITOR FOR LOAD TRANSIENT CONSIDERATIONS:

The MUN3CAD05-JF integrates the compensation components to achieve good stability and fast transient responses. In some applications, adding a maximum 100pF ceramic cap between VOUT and FB may further speed up the load transient responses and is thus recommended for applications with large load transient step requirements.

PROGRAMMING OUTPUT VOLTAGE:

The output voltage can be programmed by the dividing resistor RFB_top (recommended 10k~200kohm) and RFB_bot (recommended 10k~200kohm), Assume RFB_top set 100 Kohm, the output voltage can be calculated as shown in Equation 1 and the resistance according to typical output voltage is shown in TABLE 1.


$$VOUT (V) = 0.6 \times \left(1 + \frac{RFB_top}{RFB_bot} \right) \quad (EQ.1)$$

VOUT (V)	RFB_top (kΩ)	RFB_bot(kΩ)
1.0	100	150
1.2	100	100
1.8	100	50
2.5	100	31.58
3.3	100	22.22

TABLE.1 RESISTOR VALUES FOR COMMON OUTPUT VOLTAGES

APPLICATIONS INFORMATION: (Cont.)**THERMAL CONSIDERATIONS:**

All of thermal testing condition is complied with JEDEC EIJ/JESD 51 Standards. Therefore, the test board size is 30mm×30mm×1.6mm with 4 layers 2oz. The case temperature of module sensing point is shown as FIG.21 Then $R_{th(jchoke-a)}$ is measured with the component mounted on an effective thermal conductivity test board on 0 LFM condition. The module is designed for using when the case temperature is below 110°C regardless the change of output current, input/output voltage or ambient temperature.

**FIG.21 CASE TEMPERATURE SENSING POINT**

APPLICATIONS INFORMATION: (Cont.)
REFLOW PARAMETERS:

Lead-free soldering process is a standard of electronic products production. Solder alloys like Sn/Ag, Sn/Ag/Cu and Sn/Ag/Bi are used extensively to replace the traditional Sn/Pb alloy. Sn/Ag/Cu alloy (SAC) is recommended for this power module process. In the SAC alloy series, SAC305 is a very popular solder alloy containing 3% Ag and 0.5% Cu and easy to obtain. Figure 22 shows an example of the reflow profile diagram. Typically, the profile has three stages. During the initial stage from room temperature to 150°C, the ramp rate of temperature should not be more than 3°C/sec. The soak zone then occurs from 150°C to 200°C and should last for 60 to 120 seconds. Finally, keep at over 217°C for 60~150 seconds to melt the solder and make the peak temperature at the range from 255°C to 260°C (Do not exceed 30 sec). It is noted that the time of peak temperature should depend on the mass of the PCB board. The reflow profile is usually supported by the solder vendor and one should adopt it for optimization according to various solder type and various manufacturers' formulae.





FIG.22 RECOMMENDATION REFLOW PROFILE
(Not to scale)


*Refer to the Classification Reflow Profile of J-STD-020.

PACKAGE OUTLINE DRAW:

Unit:mm



Top View



Bottom View





Side View

GENERAL TOLERANCE : $\pm 0.1\text{mm}$

LAND PATTERN REFERENCE:

Unit: mm




RECOMMENDED LAND PATTERN

RECOMMENDED STENCIL PATTERN*

*Based on 0.1~0.15mm thickness stencil (Reference only)

*Recommended solder paste coverage 55~100%

PACKING REFERENCE:


Unit: mm

Package In Tape Loading Orientation

Tape Dimension


A0	3.20 ± 0.10	E1	1.75 ± 0.10
B0	3.30 ± 0.10	K0	1.65 ± 0.10
F	5.50 ± 0.05	P0	4.00 ± 0.10
W	12.00 ± 0.30	P1	4.00 ± 0.10
D0	$\phi 1.55 \pm 0.05$	P2	2.00 ± 0.05
D1	$\phi 1.5 + 0.1/-0$	T	0.25 ± 0.10


PACKING REFERENCE: (Cont.)

Unit: mm

Reel Dimension

Peel Strength of Top Cover Tape

The peel speed shall be about 300mm/min.

The peel force of top cover tape is between 0.1N to 1.3N



REVISION HISTORY:

Date	Revision	Changes
2020.11.24	P00	Release the preliminary specification.
2021.09.06	P01	Update the typical performance characteristics.
2022.03.07	P02	Update the electrical specifications.
2022.05.11	P03	Modify the reflow parameters.
2022.11.07	P04	Update outline drawing and typical performance characteristics.
2022.12.16	P05	Add the input, output and feedforward capacitor description in application information.
2022.12.21	P06	Add the RFB_bot range in application information and update reflow parameters.
2024.12.16	A1	1 、 Synchronized with document management number