

FEATURES:

- High Density uPOL Module
- 3A Output Current
- 91% Peak Efficiency at 12VIN
- Input Voltage Range from 4.5V to 17V
- Output Voltage Range from 0.8V to 5.5V
- Enable / PGOOD Function
- Automatic Power Saving/PWM Mode
- Protections (OCP: Non-latching, OTP)
- Adjustable Soft Start Function
- Compact Size: 3.0mm*2.8mm*1.5mm
- Pb-free for RoHS compliant
- MSL 2, 260°C Reflow

APPLICATIONS:

- Point of Load Conversion
- LDOs Replacement
- Set Top Box / DSL Modem / AP Router
- Industrial Personal Computer

GENERAL DESCRIPTION:

The uPOL module is non-isolated dc-dc converter that can deliver up to 3A of output current. The PWM switching regulator, high frequency power inductor are integrated in one hybrid package. It only needs input/output capacitors and one voltage dividing resistor to perform properly.

The module has automatic operation with PWM mode and power saving mode according to loading, through constant on-time control, the module offers a simpler control loop and faster transient response. Other features include remote enable function, internal soft-start, non-latching over current protection, power good, input under voltage locked-out capability.

The low profile and compact size package (3.0mm × 2.8mm × 1.5mm) is suitable for automated assembly by standard surface mount equipment. The uPOL module is Pb-free and RoHS compliance.

TYPICAL APPLICATION CIRCUIT & PACKAGE:




FIG.1 Typical Application Circuit





FIG.2 High Density Low Profile
uPOL Module

ORDER INFORMATION:

Part Number	Operating Temperature Range (°C)	Package (Pb-Free)	MSL	Note
MUN12AD03-SEC	-40 ~ +125	DFN	Level 2	-

Order Code	Packing	Quantity
MUN12AD03-SEC	Tape and reel	2000

PIN CONFIGURATION:


Top View

Fig.3 Pin configuration

PIN DESCRIPTION:

Symbol	Pin No.	Description
EN	1	On/Off control pin for module. EN = LOW, the module is off. EN = HIGH, the module is on. Do not float.
VIN	2	Power input pin. It needs to be connected to input rail.
GND	3, 9	Power ground pin for signal, input, and output return path. This pin needs to be connected to one or more ground plane directly.
VOUT	4, 5	Power output pin. Connect to output for the load.
FB	6	Feedback input. Connect an external resistor divider to set the output voltage.
PGOOD	7	Power Good indicator. The pin output is an open drain that can connect to Vout by resistor.
SS	8	Soft startup pin.

ELECTRICAL SPECIFICATIONS:

CAUTION: Do not operate at or near absolute maximum rating listed for an extended period of time. This stress may adversely impact product reliability and result in failures outside of warranty.

Parameter	Description	Min.	Typ.	Max.	Unit
■ Absolute Maximum Ratings					
VIN to GND		-	-	+19.0	V
VOUT to GND		-	-	+6.5	V
FB to GND		-	-	+4.0	V
EN to GND		-	-	VIN+0.3	V
PGOOD to GND		-	-	+19.0	V
Reflow Peak Temperature		-	-	+260	°C
Tc	Case Temperature of Inductor	-	-	+110	°C
Tj	Junction Temperature	-	-	+150	°C
Tstg	Storage Temperature	-40	-	+125	°C
ESD Rating	Human Body Model (HBM)	-	-	2k	V
	Machine Model (MM)	-	-	200	V
	Charge Device Model (CDM)	-	-	500	V
■ Recommendation Operating Ratings					
VIN	Input Supply Voltage	+4.5	-	+17.0	V
VOUT	Adjusted Output Voltage	+0.8	-	+5.5	V
PGOOD	Power Good Voltage	-	-	+17.0	V
Tj	Junction Temperature	-40	-	+125	°C
Ta	Operating Temperature Range (Note 2)	-40	-	+125	°C
■ Thermal Information					
Rth(jchoke-a)	Thermal resistance from junction to ambient. (Note 1)	-	39	-	°C/W

NOTES:

1. Rth(jchoke-a) is measured with the component mounted on an effective thermal conductivity test board on 0 LFM condition. The test board size is 30mm×30mm×1.6mm with 4 layers, 2oz. The test condition is complied with JEDEC EIJ/JESD 51 Standards.
2. For maximum operating temperature, thermal derating to be taken into account.







ELECTRICAL SPECIFICATIONS: (Cont.)

Conditions: $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified. Test Board Information: 30mm×30mm×1.6mm, 4 layers, 2oz. The output ripple and transient response are measured by short loop probing and limited to 20MHz bandwidth. $C_{in} = 10\mu\text{F}/25\text{V}/1206*1$, $C_{out} = 22\mu\text{F}/10\text{V}/0805*2$.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
■ Input Characteristics						
I_Q	Quiescent current	$I_{out} = 0, V_{FB} = V_{REF} * 105\%$	-	100	-	μA
$I_{SD(IN)}$	Input shutdown current	$V_{in} = 12\text{V}, EN = \text{GND}$	-	5.5	-	μA
$I_{S(IN)}$	Input supply current	$V_{in} = 12\text{V}, EN = V_{IN}$	-	-	-	-
		$I_{out} = 0\text{A}, V_{out} = 1.8\text{V}$	-	0.13	-	mA
		$I_{out} = 3\text{A}, V_{out} = 1.8\text{V}$	-	0.58	-	A
■ Output Characteristics						
$I_{OUT(DC)}$	Output continuous current range		0	-	3	A
$\frac{\Delta V_{OUT}}{\Delta V_{IN}}$	Line regulation accuracy	$V_{in} = 4.5\text{V to } 17\text{V}$ $V_{out} = 1.8\text{V}, I_{out} = 1.5\text{A}$	-	0.1	0.5	$\% V_{O(SET)}$
$\frac{\Delta V_{OUT}}{\Delta I_{OUT}}$	Load regulation accuracy	$I_{out} = 0.5\text{A to } 3\text{A}$ $V_{in} = 12\text{V}, V_{out} = 1.8\text{V}$	-	0.2	1	$\% V_{O(SET)}$
$V_{OUT(AC)}$	Output ripple voltage	$V_{in} = 12\text{V}, V_{out} = 3.3\text{V}$	-	-	-	-
		$I_{out} = 0\text{A}$	-	28	-	mVp-p
		$I_{out} = 3\text{A}$	-	15	-	mVp-p
■ Dynamic Characteristics						
ΔV_{OUT-DP}	Voltage change for positive load step	$I_{out} = 1.5\text{A to } 3\text{A}$ Current slew rate = $0.15\text{A}/\mu\text{S}$ $V_{in} = 12\text{V}, V_{out} = 1.8\text{V}$	-	25	-	mVp-p
ΔV_{OUT-DN}	Voltage change for negative load step	$I_{out} = 3\text{A to } 1.5\text{A}$ Current slew rate = $0.15\text{A}/\mu\text{S}$ $V_{in} = 12\text{V}, V_{out} = 1.8\text{V}$	-	25	-	mVp-p
■ Control Characteristics						
V_{FB}	Feedback regulation voltage	PWM Mode	0.788	0.800	0.812	V
		PWM Mode, $T_a = -40\sim 85\text{ }^\circ\text{C}$	0.78	0.800	0.82	V
		PFM Mode, $T_a = -40\sim 85\text{ }^\circ\text{C}$	0.788	0.800	0.824	V
D_{MAX}	Maximum duty cycle	$V_{out(MAX)} = V_{in} * D_{MAX}$	70	-	-	$\%$
F_{OSC}	Oscillator frequency	PWM Operation	-	1.0	-	MHz
V_{UVLO}	Input UVLO threshold		-	-	4.5	V
V_{PG}	Power good threshold	V_{FB} rising	88	90	92	$\% V_{REF}$
$V_{PG,HYS}$	Power good hysteresis			2		$\% V_{REF}$
V_{PGL}	PGOOD output low	$I_{PGOOD} = 4\text{mA}$	0.04	0.15	0.3	V
V_{EN_TH}	Enable rising threshold voltage		1.5	-	-	V
	Enable falling threshold voltage		-	-	0.4	V
T_{OTP}	Over temp protection		-	150	-	$^\circ\text{C}$
OCP	Protection Output Current		3.8	-	5.2	A







TYPICAL PERFORMANCE CHARACTERISTICS: (1.0VOUT)

Conditions: $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified. Test Board Information: 30mm×30mm×1.6mm, 4 layers, 2oz. The output ripple and transient response are measured by short loop probing and limited to 20MHz bandwidth. $V_{in} = 12\text{ V}$, $V_{out} = 1.0\text{ V}$, unless otherwise noted. $C_{in} = 10\mu\text{F}/25\text{V}/1206*1$, $C_{out} = 22\mu\text{F}/10\text{V}/0805*2$.


FIG.4 Efficiency V.S. Load Current

FIG.5 De-rating Curve

FIG.6 Output Ripple (Iout=0A)

FIG.7 Output Ripple (Iout=3A)

FIG.8 Transient Response (50% to 100% Load Step)

FIG.9 Turn-on (Iout=3A)


TYPICAL PERFORMANCE CHARACTERISTICS: (1.8VOUT)

Conditions: $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified. Test Board Information: 30mm×30mm×1.6mm, 4 layers, 2oz. The output ripple and transient response are measured by short loop probing and limited to 20MHz bandwidth. $V_{in} = 12\text{ V}$, $V_{out} = 1.8\text{ V}$, unless otherwise noted. $C_{in} = 10\mu\text{F}/25\text{V}/1206*1$, $C_{out} = 22\mu\text{F}/10\text{V}/0805*2$.


FIG.10 Efficiency V.S. Load Current

FIG.11 De-rating Curve at 12Vin

FIG.12 Output Ripple (12Vin, Iout=0A)

FIG.13 Output Ripple (12Vin, Iout=3A)

FIG.14 Transient Response (12Vin, 50% to 100% Load Step)

FIG.15 Turn-on (12Vin, Iout=3A)







TYPICAL PERFORMANCE CHARACTERISTICS: (2.5VOUT)

Conditions: $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified. Test Board Information: 30mm×30mm×1.6mm, 4 layers, 2oz. The output ripple and transient response are measured by short loop probing and limited to 20MHz bandwidth. $V_{in} = 12\text{ V}$, $V_{out} = 2.5\text{ V}$, unless otherwise noted. $C_{in} = 10\mu\text{F}/25\text{V}/1206*1$, $C_{out} = 22\mu\text{F}/10\text{V}/0805*2$.









TYPICAL PERFORMANCE CHARACTERISTICS: (3.3VOUT)

Conditions: $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified. Test Board Information: 30mm×30mm×1.6mm, 4 layers, 2oz. The output ripple and transient response are measured by short loop probing and limited to 20MHz bandwidth. $V_{in} = 12\text{ V}$, $V_{out} = 3.3\text{ V}$, unless otherwise noted. $C_{in} = 10\mu\text{F}/25\text{V}/1206*1$, $C_{out} = 22\mu\text{F}/10\text{V}/0805*2$.


FIG.22 Efficiency V.S. Load Current

FIG.23 De-rating Curve at 12Vin

FIG.24 Output Ripple (12Vin, Iout=0A)

FIG.25 Output Ripple (12Vin, Iout=3A)

FIG.26 Transient Response (12Vin, 50% to 100% Load Step)

FIG.27 Turn-on (12Vin, Iout=3A)

TYPICAL PERFORMANCE CHARACTERISTICS: (5.0VOUT)

Conditions: $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified. Test Board Information: 30mm×30mm×1.6mm, 4 layers, 2oz. The output ripple and transient response are measured by short loop probing and limited to 20MHz bandwidth. $V_{in} = 12\text{ V}$, $V_{out} = 5.0\text{ V}$, unless otherwise noted. $C_{in} = 10\mu\text{F}/25\text{V}/1206*1$, $C_{out} = 22\mu\text{F}/10\text{V}/0805*2$.



FIG.28 Efficiency V.S. Load Current

FIG.29 De-rating Curve at 12Vin

FIG.30 Output Ripple (12Vin, Iout=0A)

FIG.31 Output Ripple (12Vin, Iout=3A)

FIG.32 Transient Response (12Vin, 50% to 100% Load Step)

FIG.33 Turn-on (12Vin, Iout=3A)

APPLICATIONS INFORMATION:
REFERENCE CIRCUIT FOR GENERAL APPLICATION:

Figure 34 show the module application schematics for input voltage +12V. The output capacitor is selected to handle the output ripple noise requirements and system stability. The out capacitance have to be followed C_{OUT_Min} shown in the TABLE 1

TABLE 1 Output capacitor setting

V_{IN} (V)	V_{OUT} (V)	C_{OUT_Min} (uF)
4.5~17	1	22
4.5~17	1.2	22
4.5~7	1.5	22*2
8~17	1.5	22
4.5~7	1.8	22*2
8~17	1.8	22
5~17	3.3	22*2
7~17	5	22*2


FIG.34 Reference Circuit for General Application

APPLICATIONS INFORMATION: (Cont.)**SAFETY CONSIDERATIONS:**

Certain applications and/or safety agencies may require fuses at the inputs of power conversion components. Fuses should also be used when there is the possibility of sustained input voltage reversal which is not current limited. For greatest safety, we recommend a fast blow fuse installed in the ungrounded input supply line. The installer must observe all relevant safety standards and regulations. For safety agency approvals, install the converter in compliance with the end-user safety standard.

INPUT FILTERING:

The module should be connected to a source supply of low AC impedance and high inductance in which line inductance can affect the module stability. An input capacitor must be placed as near as possible to the input pin of the module so to minimize input ripple voltage and ensure module stability.

OUTPUT FILTERING:

To reduce output ripple and improve the dynamic response as the step load changes, an additional capacitor at the output must be connected. Low ESR polymer and ceramic capacitors are recommended to improve the output ripple and dynamic response of the module.

PROGRAMMING OUTPUT VOLTAGE:

The module has an internal $0.8V \pm 1.5\%$ reference voltage. The output voltage can be programmed by the dividing resistor (R_{FB_T} and R_{FB_B}). The output voltage can be calculated by Equation 1, resistor choice may be referred to TABLE 2.

$$V_{OUT}(V) = 0.8 \times \left(1 + \frac{R_{FB_T}}{R_{FB_B}}\right) \quad (EQ.1)$$

TABLE 2 Resistor values for common output voltages

V_{OUT} (V)	$R_{FB_T}(k\Omega)$	$R_{FB_B}(k\Omega)$
1.0	124	499
1.2	124	243
1.5	124	140
1.8	124	100
3.3	124	39.2
5.0	124	23.7


APPLICATIONS INFORMATION: (Cont.)
Soft Startup Capacitor Selection

Leave SS pin floating for default 1ms soft-start time. For longer than 1ms soft-start time, connect a capacitance between the SS pin and the GND allows programming the startup slope of the output voltage. A constant current of 4 μ A charges the external capacitor. The capacitance required for a given soft startup time for the output voltage is given by Equation 2:

$$C_{SS} = t_{SS} \times \frac{4\mu A}{0.8V} \quad (\text{EQ.2})$$


Thermal Considerations:

All of thermal testing condition is complied with JEDEC EIJ/JESD 51 Standards. Therefore, the test board size is 30mm×30mm×1.6mm with 4 layers 2oz. The case temperature of module sensing point is shown as Figure 35. Then $R_{th(j\text{choke-a})}$ is measured with the component mounted on an effective thermal conductivity test board on 0 LFM condition. The MUN12AD03-SEC modules are designed for using when the case temperature is below 110°C regardless the change of output current, input/output voltage or ambient temperature.


FIG. 35 Case Temperature Sensing Point

REFLOW PARAMETERS:
REFLOW PARAMETERS:

Lead-free soldering process is a standard of electronic products production. Solder alloys like Sn/Ag, Sn/Ag/Cu and Sn/Ag/Bi are used extensively to replace the traditional Sn/Pb alloy. Sn/Ag/Cu alloy (SAC) is recommended for this power module process. In the SAC alloy series, SAC305 is a very popular solder alloy containing 3% Ag and 0.5% Cu and easy to obtain. Figure 36 shows an example of the reflow profile diagram. Typically, the profile has three stages. During the initial stage from room temperature to 150°C, the ramp rate of temperature should not be more than 3°C/sec. The soak zone then occurs from 150°C to 200°C and should last for 60 to 120 seconds. Finally, keep at over 217°C for 60~150 seconds limit to melt the solder and make the peak temperature at the range from 255°C to 260°C (Do not exceed 30 sec). It is noted that the time of peak temperature should depend on the mass of the PCB board. The reflow profile is usually supported by the solder vendor and one should adopt it for optimization according to various solder type and various manufacturers' formulae.



FIG.36 RECOMMENDATION REFLOW PROFILE*

(Not to scale)

*Refer to the Classification Reflow Profile of J-STD-020.

PACKAGE OUTLINE DRAWING:

Unit: mm





DIM	MILLIMETERS		
	MIN	NOM	MAX
A	1.20	1.35	1.50
D	2.7	2.8	2.9
D1	1.00	1.10	1.20
E	2.9	3.0	3.1
E1	1.80	1.90	2.00
e	0.55	0.65	0.75
b	0.30	0.40	0.50
L	0.40	0.50	0.60
L1	0.00	0.10	0.20
ZD	0.200	0.350	0.500
ZE	0.375	0.525	0.675

FIG.37 Package Outline Drawing

LAND PATTERN REFERENCE:


Unit: mm


RECOMMENDED LAND PATTERN

RECOMMENDED STENCIL PATTERN

*Based on 0.1~0.15mm thickness stencil (Reference only)

*Recommended solder paste coverage 55~100%

FIG.38 Land Pattern Reference

PACKING REFERENCE:


PACKING REFERENCE: (Cont.)

Unit: mm

Reel Dimension

See Detail A

Detail A

178±2
60.2±0.5
13.2±1.5
16±0.2

Peel Strength of Top Cover Tape

The peel speed shall be about 300mm/min.
The peel force of top cover tape shall be between 0.1N to 1.3N

TOP COVER TAPE
165~180°
0.1~1.3N

REVISION HISTORY:

Date	Revision	Changes
2020.07.22	00	Release the preliminary specification.
2022.02.21	01	Update module outline drawing.
2022.10.30	02	Modify reflow parameters.(Page.14)
2022.12.20	03	Page 9, change test board size from 2 layers to 4 layers and add information"2oz". Correct the case temperature to 110°C.
2024.12.16	A1	1、Synchronized with document management number