

High Efficiency DC/DC Power Module

MSN12AD12-MP

FEATURES:

- High Power Density Power Module
- Typical Load:10A for 0.6V ~ 2.5V
- Typical Load:8A above 2.5V ~ 5.5V
- Input Voltage Range from 4.5V to 16V
- Output Voltage Range from 0.6V to 5.5V
- 94.5% Peak Efficiency at 12Vin to 3.3Vout
- Protections (Non-Latch OCP, UVP, UVLO, OTP and Latch-Off for OVP)
- Differential Output Voltage Remote Sense
- Programmable Soft-Start (SS) time
- Pre-Biased Output
- Forced CCM Operation
- Power Good Indication
- Output Voltage Tracking
- Size 8.6mm x 7.5mm x 6.5mm
- Pb-free (RoHS compliant)
- MSL 3, 245°C Reflow

APPLICATIONS:

- General Buck DC/DC Conversion
- DC Distributed Power System
- Telecom and Networking Equipments
- Servers System


GENERAL DESCRIPTION:

The MSN12AD12-MP is a high frequency, high power density and complete DC/DC power module. The PWM controller, power MOSFETs and most of support components are integrated in one hybrid package.

The features of MSN12AD12-MP include constant-on-time (COT) control mode that provides fast transient response and eases loop stabilization. Besides, MSN12AD12-MP is an easy to use DC/DC power module, it only needs input/output capacitors, one voltage dividing resistor, one over current protection resistor and one resistor of MODE pin to perform properly.

The low profile and compact size enables utilization of space on the bottom or top of PC boards either for highly density point of load regulation to save the space and area. It is suitable for automated assembly by standard surface mount equipment and complies with Pb-free and RoHS compliance.

TYPICAL APPLICATION CIRCUIT & PACKAGE SIZE:








FIG.2 HIGH DENSITY POWER MODULE



ORDER INFORMATION:

Part Number	Ambient Temp. Range (°C)	Package (Pb-Free)	MSL	Note	
MSN12AD12-MP	-40 ~ +105	LGA	Level 3	-	

Order Code	Packing	Quantity	
MSN12AD12-MP	Tray	900	

[•] This product is not recommended for second (back) side reflow.

ELECTRICAL SPECIFICATIONS:

CAUTION: Do not operate at or near absolute maximum rating listed for extended periods of time. This stress may adversely impact product reliability and result in failures outside of warranty.


Parameter	Description	Min.	Тур.	Max.	Unit
■ Absolute Maximum Ratings					
VIN to GND	Continuous	-	-	+18	V
SW to GND	Continuous	-0.3	-	VIN+0.3	V
VCC to GND		-	-	+4.5	V
EN 4- CND	Continuous	-	-	+4.5	V
EN to GND	Continuous, IEN<30uA	-	-	+16	V
All other pins to GND		-0.3	-	+4.3	V
OCP Setting point	0.6Vo~5.5Vo	-	-	13.5	А
Тс	Operating case temperature	-	-	+120	°C
Tj	Operating junction temperature	-40	-	+150	°C
Tstg	Storage temperature	-40	-	+150	°C
■ Thermal Information					
Rth(ja) Thermal resistance from junction ambient (note 1)		-	12	-	°C/W
■ Recommendation	on Operating Ratings				
VIN	Input Supply Voltage	+4.5	-	+16.0	V
VOUT	Adjusted Output Voltage	+0.6	-	+5.5	V
Ta	Ambient Temperature	-40	-	+105	°C
■ Mean Time Betv	veen Failure				
MTBF	12V to 5V@10A, Ta=40 $^{\circ}$ C		27,813,03	7	Hours

NOTES:

1. The test board size is 80mm×80mm×1.6mm with 4 layers, 2oz per layer, on 0 LFM condition. The test condition is complied with JEDEC EIJ/JESD 51 Standards.



PIN CONFIGURATION:



PIN DESCRIPTION:

Symbol	Pin No.	Description		
VIN	A1, B1, C1~5, D1~5	Power input pin. It needs to be connected to input rail. It also needs to be connected to thermal dissipation layer by vias connection.		
VCC	А3	Internal 3V LDO output. The driver and control circuits are powered from the VCC voltage.		
GND	A2,A4~5, System ground. All voltage levels are referenced to the pins. All pins should be connected together with a ground plane			
VOUT	A6~7, B6~7, C6~7, D6~7	Power output pin. It needs to be connected to output rail. It also needs to be connected to thermal dissipation layer by vias connection.		
SGND	E1	Analog ground. Select SGND as the control circuit reference point.		
NC	E7	No connect.		
CS	F1	Current limit. Connect a resistor to ground to set the current limit trip point.		
MODE	F2	Connect a $60.4K\Omega$ resistor to SGND for 1MHz force CCM operation.		
TRK	F3	External tracking voltage input. The input signal of this pin is the tracking reference for the module output voltage. Otherwise, place a decoupling ceramic capacitor between TRK and VOSNS- as close to the module as possible. The capacitance of this capacitor determines the soft start time.		
VOSNS-	F4	Remote sense negative input. Connect VOSNS- to the negative side of the voltage sense point directly. Short VOSNS- to GND if the remote sense is not used.		
FB	F5	Feedback. Connect a resistor between this pin and VOSNS- for adjusting output voltage. Place this resistor as closely as possible to this pin and VOSNS		
EN	F6	Enable – to pull the pin higher than 1.22V Disable – to pull the pin lower than 0.8V		
PG	F7	Power good output. PG is an open-drain signal. A pull-up resistor connected to VCC to indicate a logic high signal if the output voltage is within regulation.		



ELECTRICAL SPECIFICATIONS: (Cont.)


Conditions: $T_A = 25$ °C, unless otherwise specified. Test Board Information: $80 \text{mm} \times 80 \text{mm} \times 1.6 \text{mm}$, 4 layers 2 oz. The output ripple and transient response measurement is short loop probing and 20 MegHz bandwidth limited. Cin =22 uF/25 V/1206/X7R MLCC * 2 pcs, Cout = 47 uF/10 V/1210/X7R MLCC * 3 pcs

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
■ Inpu	t Characteristics			I.		
$I_{\text{in}(\text{VIN})}$	Input supply bias current	Vin=12V, Vout=1.8V, Iout=0A, 1MHz	-	27	-	mA
$I_{\text{S(VIN)}}$	Input supply current	Vin=12V, Vout=1.8V,Iout=10A, 1MHz	-	1.63	-	Α
■ Outp	ut Characteristics			•		
$I_{OUT(DC)}$	Output continuous current range	Vin=12V, Vout=1.8V	0	-	10	Α
$\Delta V_{\text{OUT}} \! / \Delta V_{\text{IN}}$	Line regulation	Vin=4.5V to 16V, Vout=1.8V, Iout=10A	-	0.5	-	%
Δ Vout/ Δ Io	Load regulation	Vin=12V, Vout=1.8V, Iout=0~10A	-	0.5	-	%
Vo, set	Output voltage set point	Vin=12V, Vout=1.8V with 0.1% resistor	-1.0	-	+1.0	%Vo,set
Fsw	Switching Frequency	MODE connect a 60.4KΩ to SGND	800	1000	1200	KHz
Vcc	VCC regulator		-	3.0	-	V
	ole Signal			l		
	Logic high Voltage	Module On	1.17	1.22	1.27	V
V_{ENABLE}	Logic low Voltage	Module Off	-	=	0.8	V
V _{EN-HYS}	Enable hysteresis		-	0.2	-	V
	er Good					
V_{PGH}	Power good high threshold	FB Voltage	>96%	-	<110%	.,
V_{PGL}	Power good low threshold	FB Voltage	<88%	-	>120%	V_{REF}
V_{PG}	Power good sink current capability	$I_{PG} = 1 \text{mA}$	-	-	0.8	V
PG_{TD}	Power good low to high delay	After V _{REF} rise > 95%	-	0.9	-	mS
■ Prote	ection Characteris	tics		T		
OVP	Output over voltage protection		-	116%	-	V_{REF}
UVP	Output under voltage protection		-	80%	-	
T_{SD}	Thermal shutdown temperature		-	160	-	$^{\circ}\!\mathbb{C}$
$T_{\text{SD-HY}}$	Thermal shutdown hysteresis		-	30	-	℃
OCP	Recommend over	Vin=12V, Vout=0.6V \sim 2.5V, Rcs=4.87K Ω //47pF	11	-	15.5	А
UCP	current protection	Vin=12V, Vout=3.3V \sim 5V, Rcs=5.6K Ω //47pF	10.5	-	15	А
SCP	Short current protection			Auto-re	ecovery	



PERFORMANCE CHARACTERISTICS: (VOUT=1.0V)


Conditions: $T_A = 25$ °C, unless otherwise specified. Test Board Information: $80 \text{mm} \times 80 \text{mm} \times 1.6 \text{mm}$, 4 layers 2 oz. The output ripple and transient response measurement is short loop probing and 20 MegHz bandwidth limited. Cin =22 uF/25 V/1206/X7R MLCC * 2 pcs, Cout = 47 uF/10 V/1210/X7R MLCC * 3 pcs. The following figures provide the typical characteristic curves at 1.0Vout.





PERFORMANCE CHARACTERISTICS: (VOUT=1.8V)


Conditions: $T_A = 25$ °C, unless otherwise specified. Test Board Information: $80 \text{mm} \times 80 \text{mm} \times 1.6 \text{mm}$, 4 layers 2 oz. The output ripple and transient response measurement is short loop probing and 20 MegHz bandwidth limited. Cin =22 uF/25 V/1206/X7R MLCC * 2 pcs, Cout = 47 uF/10 V/1210/X7R MLCC * 3 pcs. The following figures provide the typical characteristic curves at 1.8Vout.





PERFORMANCE CHARACTERISTICS: (VOUT=3.3V)


Conditions: $T_A = 25$ °C, unless otherwise specified. Test Board Information: $80 \text{mm} \times 80 \text{mm} \times 1.6 \text{mm}$, 4 layers 2 oz. The output ripple and transient response measurement is short loop probing and 20 MegHz bandwidth limited. Cin =22 uF/25 V/1206/X7R MLCC * 2 pcs, Cout = 47 uF/10 V/1210/X7R MLCC * 3 pcs. The following figures provide the typical characteristic curves at 3.3 Vout.





PERFORMANCE CHARACTERISTICS: (VOUT=5.0V)

Conditions: $T_A = 25$ °C, unless otherwise specified. Test Board Information: $80 \text{mm} \times 80 \text{mm} \times 1.6 \text{mm}$, 4 layers 2 oz. The output ripple and transient response measurement is short loop probing and 20 MegHz bandwidth limited. Cin =22 uF/25 V/1206/X7R MLCC * 2 pcs, Cout = 47 uF/10 V/1210/X7R MLCC * 3 pcs. The following figures provide the typical characteristic curves at 5.0Vout.





APPLICATIONS INFORMATION:

SAFETY CONSIDERATION:

Certain applications and/or safety agencies may require fuses at the inputs of power conversion components. Fuses should also be used when there is the possibility of sustained input voltage reversal which is not current limited. For greatest safety, we recommend a fast blow fuse installed in the ungrounded input supply line. The installer must observe all relevant safety standards and regulations. For safety agency approvals, install the converter in compliance with the end-user safety standard.

INPUT FILTERING:

The module should be contacted to as low AC impedance source supply and a highly inductive source or line inductance can affect the stability of the module. An input capacitor must be placed directly to the input pin of the module, to minimize input ripple voltage and ensure module stability.

OUTPUT FILTERING:

To reduce output ripple and improve the dynamic response to as step load change, the additional capacitor at the output must be used. Low ESR polymer and ceramic capacitors are recommended to improve the output ripple and dynamic response of the module.

OUTPUT VOLTAGE PROGRAMMING:

The Module has an internal 0.6V reference voltage, The output voltage can be programmed by the dividing resistor R_{FBH} and R_{FBL} , and division resistor needs to be closed as possible to the VOUT pin, FB pin and VOSNS- pin. A value of between 100Ω and $3.4k\Omega$ is highly recommended for both resistors. Assume RFBH set 976 ohm, The output voltage can be calculated as shown in Equation 1 and the resistance according to typical output voltage is shown in TABLE 1.

$$V_{OUT} = 0.6 \times \left(1 + \frac{R_{FBH}}{R_{FBL}}\right) \tag{EQ.1}$$

VOUT	1.0V	1.2V	1.5V	1.8V	2.5V	3.3V	5V
Rtrim(ohm)	1470	976	649	487	309	215	133

TABLE 1

SOFT START TIME PROGRAMMING:

The module internal setup minimum soft-start time (Tss) is 1ms. It can be increased by adding a capacitor (Css) between TRK pin and VOSNS- pin. The adding capacitor (Css) value can be determined with Equation 2: (total SS time = Tss, Tss minimum = 1mS)

$$C_{SS}(nF) = \frac{T_{SS}(ms) \times 36(uA)}{0.6(V)} - 22nF$$
 (EQ.2)

OUTPUT VOLTAGE TRACKING AND REFERENCE:

The Module provides an analog input pin (TRK) to track another power supply or accept an external reference. When an external voltage signal is connected to TRK, it acts as a reference for the Module output voltage. The FB voltage follows this external voltage signal exactly, and the soft-start settings are ignored. The TRK input signal can be in the range of 0.3V to 1.4V. During the initial start-up, the TRK must reach at least 600mV first to ensure proper operation. After that, it can be set to any value between 0.3V and 1.4V.



POWER GOOD (PG):

The Module has a power good (PG) output. PG is the open-drain of a MOSFET. Connect PG to VCC or another external voltage source less than 3.6V through a pull-up resistor (typically $10k\Omega$). After applying the input voltage, the MOSFET turns on, so PG is pulled to GND before soft-start is ready. After the FB voltage reaches 96% of the REF voltage, PG is pulled high after a 0.8ms delay.

When the FB voltage drops to 80% of the REF voltage, or exceeds 116% of the nominal REF voltage, PG is latched low. PG can only be pulled high again after a new soft start.

If the input supply fails to power the Module, PG is clamped low, even though PG is tied to an external DC source through a pull-up resistor.

UVLO (ENABLE) PROGRAMMING:

The Module turns on when EN goes high; the Module turns off when EN goes low. EN cannot be left floating for proper operation.

As FIG.27, EN can be connected a resistor divider from VIN to AGND used to program the input voltage (UVLO thresholds). RenH and RenL should be chosen that VEN doesn't exceed 3.6V when VIN reaches the maximum value. The resistor divider values can be determined with Equation 3:

$$V_{UVLO} = 1.22V \times \frac{R_{ENH} + R_{ENL}}{R_{ENL}}$$
 (EQ.3)




FIG.27 PROGRAM EN CIRCUIT(UVLO SETTING)

When only R_{ENH} is connected to Vin without R_{ENL} , then R_{ENH} should be chosen so that the maximum current going to EN is $30\mu A$, R_{ENH} can be calculated with Equation 4:

$$R_{ENH}(K\Omega) = \frac{V_{IN-MAX}(V)}{0.03(mA)}$$
(EQ.4)



RECOMMENDATION LAYOUT GUIDE:





FIG.28 LAYOUT GUIDE SCHEMATIC






FIG.29 TOP LAYER

FIG.30 BOTTOM LAYER



RECOMMENDATION ON LAYOUT: (Cont.)

- 1 Place the FB components R1(RFBH) R2(RFBL) close to the module, so that the FB trace can be minimized to offer less noise coupling.
- 2 For lower noise coupling of the differential output voltage remote sense function, an C filter (C12-100pF) must be in place between Vos+ and Vos-, an R-C filter (R5-2ohm, C11-100pF) must be in place within the path of Vos-, VOSNS- and SGND. Refer to Fig.28 for the exact circuitry
- 3 SGND and PGND don't need connected together, because already connect at inside of power module.
- 4 · OCP point setting resistor R4 must be connected with a MLCC C10 (47pF) in parallel.
- 5 MLCC input decoupling capacitors C8 and C9 (1uF and 100pF) are required to be placed on the bottom side of the PCB connecting pin VIN and pin PGND (refer to Fig. 30)

THERMAL CONSIDERATIONS:

All of thermal testing condition is complied with JEDEC EIJ/JESD 51 Standards. Therefore, the test board size is 80mm×80mm×1.6mm with 4 layers on 0 LFM condition. The Module is designed for using when the case temperature is below 120°C regardless the change of output current, input/output voltage or ambient temperature.



REFLOW PARAMETERS:

Lead-free soldering process is a standard of making electronic products. Many solder alloys like Sn/Ag, Sn/Ag/Cu, Sn/Ag/Bi and so on are used extensively to replace traditional Sn/Pb alloy. Here the Sn/Ag/Cu alloy (SAC) are recommended for process. In the SAC alloy series, SAC305 is a very popular solder alloy which contains 3% Ag and 0.5% Cu. It is easy to get it. FIG.31 shows an example of reflow profile diagram. Typically, the profile has three stages. During the initial stage from 70°C to 90°C, the ramp rate of temperature should be not more than 1.5°C/sec. The soak zone then occurs from 100°C to 180°C and should last for 90 to 120 seconds. Finally the temperature rises to 230°C to 245°C and cover 220°C in 30 seconds to melt the solder. It is noted that the time of peak temperature should depend on the mass of the PCB board. The reflow profile is usually supported by the solder vendor and user could switch to optimize the profile according to various solder type and various manufactures' formula.

Recommended Reflow Profile
OL213 Solder Paste: SAC305(Sn96.5/Ag3.0/Cu0.5) Alloy, mp. 216~219℃





FIG.31 RECOMMENDATION REFLOW PROFILE




LAND PATTERN REFERENCE:





PACKAGE OUTLINE DRAWING:






MARKING REFERENCE:

MSN12AD12-MP AAAYYMDDXX Top View	PIN1	PIN1		Bottom	U U	
Marking note: 1. Circle represen 2. MSN12AD12-M 3. AAAYYMDDXX	IP represe	nts the F	Product N	lame		



PACKING INFORMATION:





REVISION HISTORY:

Date	Revision	Changes
2017.10.16	00	Release the preliminary datasheet.
2018.03.14	01	Add de-rating curve
2018.05.28	02	 Update page 2 EN max rating Correct page 3, 4 pin define Update page 5~6 Spec. Update page 13 EN (UVLO) information
2018.07.10	03	 Update typical output current from 12A to 8A~10A Add layout guide Add package outline drawing Add land pattern reference Add marking Drawing Add package information
2018.10.29	04	 Change Operating temperature from 85 degree to 105 degree Update page 5~8 performance characteristic Update page 2 and 11 case temperature and thermal de-rating point from choke 110 degree to 120 degree Correct page 13, 14 pin 1
2018.12.28	05	1 · Update page 3 pin 1 of top view2 · Update page 15 marking reference information
2019.03.14	06	1 · Update page 4 OCP maximum and minimum
2019.03.29	07	1 · Update page 14 package outline drawing information
2019.04.09	08	 Update page 3 pin description of SGND Add page 11 layout guide schematic Update page 11 layout guide of top and bottom layer Update page 12 recommendation information of layout
2019.07.01	09	 Page 2 packing transfer to tray from tape & reel and quantity update to 900 pcs from 1000 pcs Update page 2 Tj and Tstg maximum from 125°C to 150°C Add page 2 MTBF information Update page 11 and 12 information about layout guide Add page 17 packing information Updated page 2 Rth(jchoke-a) to Rth(jc) Update page 14 stencil pattern with square pads to stencil pattern with pads
2019.09.05	10	1 · Update page 15 package flatness information 0.1mm
2020.07.13	11	 Update page 2 Rth(ja) Correct Page 9 FB Equation Update page 9 soft start time description